所在位置:首页行业软件机械电子 → AD807,pdf,datasheet 155 Mbps, Low Power, Post-Amp/Clock and

AD807,pdf,datasheet

 155 Mbps, Low Power, Post-Amp/Clock and
  • 软件大小:321KB
  • 更新日期:2009/9/19
  • 软件语言:英文
  • 软件类别:机械电子
  • 软件授权:共享软件
  • 软件官网:
  • 适用平台:Win2003, WinXP

软件评分

PC6本地下载文件大小:321KB 高速下载需下载高速下载器,提速50%

    软件介绍精品推荐相关视频人气软件相关文章评论0下载地址

    为您推荐:机械电子

    TheAD807providesthereceiverfunctions。

    相关软件软件大小版本说明下载地址

    The AD807 provides the receiver functions of data quantization, signal level detect, clock recovery and data retiming for 155 Mbps NRZ data. The device, together with a PIN diode/preamplifier combination, can be used for a highly integrated, low cost, low power SONET OC-3 or SDH STM-1 fiber optic receiver.

    The receiver front end signal level detect circuit indicates when the input signal level has fallen below a user adjustable threshold. The threshold is set with a single external resistor. The signal level detect circuit 3 dB optical hysteresis prevents chatter at the signal level detect output.

    The PLL has a factory trimmed VCO center frequency and a frequency acquisition control loop that combine to guarantee frequency acquisition without false lock. This eliminates a reliance on external components such as a crystal or a SAW filter, to aid frequency acquisition.

    The AD807 acquires frequency and phase lock on input data using two control loops that work without requiring external control. The frequency acquisition control loop initially acquires the frequency of the input data, acquiring frequency lock on random or scrambled data without the need for a preamble. At frequency lock, the frequency error is zero and the frequency detector has no further effect. The phase acquisition control loop then works to ensure that the output phase tracks the input phase. A patented phase detector has virtually eliminated pattern jitter throughout the AD807.

    The device VCO uses a ring oscillator architecture and patented low noise design techniques. Jitter is 2.0 degrees rms. This low jitter results from using a fully differential signal architecture, Power Supply Rejection Ratio circuitry and a dielectrically isolated process that provides immunity from extraneous signals on the IC. The device can withstand hundreds of millivolts of power supply noise without an effect on jitter performance.

    The user sets the jitter peaking and acquisition time of the PLL by choosing a damping factor capacitor whose value determines loop damping. CCITT G.958 Type A jitter transfer requirements can easily be met with a damping factor of 5 or greater.

    Device design guarantees that the clock output frequency will drift by less than 20% in the absence of input data transitions. Shorting the damping factor capacitor, CD, brings the clock output frequency to the VCO center frequency.

    The AD807 consumes 140 mW and operates from a single power supply at either +5 V or –5.2 V.

    精品推荐

    下载地址

    • AD807

      本地高速下载

    • PC版

      AD807,pdf,datasheet查看详情

      AD807

    其他版本下载

    相关视频

      没有数据

    厂商其他下载

    电脑版安卓版IOS版Mac版

    查看所有评论>>网友评论0

    发表评论

    您的评论需要经过审核才能显示

    精彩评论

    最新评论

    热门关键词